IN THE CLAIMS:

Please cancel claims 1-41 without prejudice or disclaimer, and substitute new claims 42-82 therefor as follows:

Claims 1-41 (Cancelled).

42. (New) A combinatorial key-dependent network for encryption/decryption of input digital data of word size N into output digital data of the same word size, comprising at least two layers, each layer comprising at least an elementary building block, each building block operating on an input block of bits having a word size n+m smaller than or equal to said word size N, for generating an output block of bits, said building block comprising:

a multiplexer circuit, receiving on a control input a first portion m of said block of bits, for selecting k out of 2^mk key bits on a k-bit output of said multiplexer circuit, said first portion of bits being transferred intact to an output of said building block; and

a transformation circuit, for transforming a remaining portion n of said input block of bits into transformed bits according to a reversible transformation chosen, by means of said selected k bits, among a plurality of reversible transformations implemented in said transformation circuit.

- 43. (New) The network according to claim 42, wherein adjacent layers are connected by means of a fixed bit permutation block.
- 44. (New) The network according to claim 43, comprising a plurality of fixed bit permutation blocks of the same type.

- 45. (New) The network according to claim 43, comprising at least two different types of fixed bit permutation blocks.
- 46. (New) The network according to claim 43, wherein bits in said first portion of said block of bits are used, in a next layer, as bits to be transformed.
- 47. (New) The network according to claim 43, wherein, for each building block, said first portion of said block of bits are extracted from at least two building blocks in a preceding layer, provided that m>=2.
- 48. (New) The network according to claim 43, wherein, for each building block, said second portion of said block of bits are extracted from at least two building blocks in a preceding layer, provided that n>=2.
- 49. (New) The network according to claim 42, wherein each layer comprises at least two building blocks.
- 50. (New) The network according to claim 49, wherein said reversible transformations are such that each output bit of said transformed bits is a non-linear function of said first portion of said block of bits and of said k key bits, with the algebraic normal form containing at least one binary product involving both said first portion of said block of bits and said key bits.
- 51. (New) The network according to claim 50, wherein said reversible transformations satisfy a criterion that the uncertainty of n input bits provided by uniformly random k key bits when the output n bits are known is equal to n bits.
- 52. (New) The network according to claim 42, wherein said multiplexer circuit comprises a lookup table whose content is defined by the key.

- 53. (New) The network according to claim 42, wherein said transformation circuit comprises XOR gates and controlled switches.
- 54. (New) The network according to claim 53, wherein each XOR gate has two input bits and one output bit, one of the two input bits being a key bit, and each controlled switch has two input bits, two output bits and one control bit that determines if the input bits are swapped or not, said control bit being a key bit.
- 55. (New) The network according to claim 54, wherein said multiplexer circuit has two control bits, four 3-bit inputs and one 3-bit output, and said transformation circuit comprises two XOR gates and one controlled switch.
- 56. (New) The network according to claim 55, wherein the three bits of said 3-bit output are connected respectively to a first input bit of each XOR gate and to the control bit of said controlled switch.
- 57. (New) The network according to claim 56, wherein a second input bit of each XOR gate is connected to a bit of said second portion of said block of bits.
- 58. (New) The network according to claim 57, wherein the output bits of said XOR gates are connected to the two input bits of said controlled switch.
- 59. (New) The network according to claim 58, wherein the two output bits of said controlled switch generate the transformed bits of said transformation circuit.
- 60. (New) The network according to claim 42, comprising a plurality of building blocks of the same type.
- 61. (New) The network according to claim 42, comprising at least two different types of building blocks.

- 62. (New) The network according to claim 42, wherein adjacent layers are connected by means of a block implementing a reversible linear function.
- 63. (New) The network according to claim 42, wherein two additional input and output keys of word size N are bitwise XORed respectively with said input digital data and with said output digital data.
- 64. (New) The network according to claim 42, wherein said key bits in each layer, having bit size K', are generated from a smaller number of secret key bits, having bit size K, by means of a key expansion algorithm.
- 65. (New) The network according to claim 64, wherein said K secret key bits are first expanded by means of linear transformations into K' key bits, using a linear code so that any subset of K" expanded key bits are linearly independent, where K"<=K.
- 66. (New) The network according to claim 65, wherein said expanded key having bit size K' is used as an input to a further combinatorial key-dependent network of block size K' which is parameterised by a fixed randomly generated key satisfying the condition that every multiplexer implements balanced binary lookup tables.
- 67. (New) The network according to claim 66, wherein the K' bits produced after every two layers of said further combinatorial key-dependent network are used as said key bits from the multiplexer circuits within the layers of the combinatorial network.
- 68. (New) The network according to claim 66, wherein said further combinatorial key-dependent network comprises a plurality of layers, each layer comprising a plurality of simplified building blocks, each building block comprising:

a multiplexer having one input receiving one control bit which is passed to the output intact, for selecting one out of two key bits on a one bit output; and

a controlled switch having two input bits, two output bits and one control bit connected to the output of said multiplexer, said control bit determining if said two input bits are swapped or not.

69. (New) A block for secret-key-controlled cryptographic functions, operating on an input block of bits for generating an output block of bits comprising:

a multiplexer circuit receiving on a control input a first portion of m bits of said block of bits, for selecting k out of 2^mk key bits on a k-bit output of said multiplexer circuit, said first portion of bits being transferred intact to an output of said building block; and

a transformation circuit for transforming a remaining portion of said input block of bits into transformed bits, according to a reversible transformation chosen, by means of said selected k bits, among a plurality of reversible transformations implemented in said transformation circuit.

- 70. (New) The block according to claim 69, wherein said transformation circuit comprises XOR gates and controlled switches.
- 71. (New) The block according to claim 70, wherein each XOR gate has two input bits and one output bit, one of the two input bits being a key bit, and each controlled switch has two input bits, two output bits and one control bit that determines if the input bits are swapped or not, said control bit being a key bit.
- 72. (New) The block according to claim 71, wherein said multiplexer circuit has two control bits, four 3-bit inputs and one 3-bit output, and said transformation circuit comprises two XOR gates and one controlled switch.

- 73. (New) The block according to claim 72, wherein the three bits of said 3-bit output are connected respectively to a first input bit of each XOR gate and to the control bit of said controlled switch.
- 74. (New) The block according to claim 73, wherein a second input bit of each XOR gate is connected to a bit of said second portion of said block of bits.
- 75. (New) The block according to claim 74, wherein the output bits of said XOR gates are connected to the two input bits of said controlled switch.
- 76. (New) The block according to claim 75, wherein the two output bits of said controlled switch generate the transformed bits of said transformation circuit.
- 77. (New) A method for encryption/decryption of input digital data of word size N into an output digital data of the same word size, comprising;
- a) dividing said input digital data into blocks of bits, each having a word size n+m smaller than said word size N, each block of bits being divided into a first portion m and a second portion n;
 - b) for each block of bits:
- b1) addressing a lookup table containing 2^mk key bits, by means of said first portion m of bits, for selecting k out of 2^mk key bits, transferring intact said first portion m of bits to a first portion of transformed bits;
- b2) selecting, by means of said selected k bits, a reversible transformation among a plurality of reversible transformations;
- b3) applying said reversible transformation to said second portion n of bits, thus generating a second portion of transformed bits:

PATENT Customer No. 22,852 Attorney Docket No. 09952.0025

- c) collecting the transformed bits from each block into said output digital data.
- 78. (New) The method according to claim 77, wherein said step b) is reiterated on a block of bits comprising said first and second portions of previously transformed bits.
- 79. (New) The method according to claim 78, wherein, before each reiteration of step b), a fixed bit permutation is applied to said previously transformed bits.
- 80. (New) The method according to claim 78, wherein, before each reiteration of step b), a reversible linear function is applied to said previously transformed bits.
- 81. (New) A data processing device comprising a central processing unit, volatile or non-volatile memory, and at least a data, instruction or address bus, comprising at least a combinatorial key-dependent network according to any one of claims 42 to 68, for encryption/decryption of digital data on said data, instruction, or address bus and/or into said memories.
- 82. (New) A multimedia device for storing and playing copyright digital data comprising at least a combinatorial key-dependent network according to any one of claims 42 to 68, for encryption/decryption of said copyright digital data.